# INTEGRATED CIRCUITS

# DATA SHEET

**74F583**4-bit BCD adder

Product specification

1989 Apr 06

IC15 Data Handbook





4-bit BCD adder 74F583

#### **FEATURES**


- Adds two decimal numbers
- Full internal look-ahead
- Fast ripple carry for economical expansion
- Sum output delay 19.5 ns max.
- Ripple carry delay 8.5 ns max.
- Input to ripple delay 13.0 ns max.
- Supply current 60 mA max.

#### **DESCRIPTION**

The 74F583 4-bit coded (BCD) full adder performs the addition of two decimal numbers (A0–A3, B0–B3). The look-ahead generates BCD carry terms internally, allowing the 74F583 to then do BCD addition correctly. For BCD numbers 0 through 9 at A and B inputs, the BCD sum forms at the output.

In addition of two BCD numbers totalling a number greater than 9, a valid BCD number and carry will result. For input values larger than 9, the number is converted from binary to BCD. Binary to BCD conversion occurs by grounding one set of inputs, An or Bn, and applying a 4-bit binary number to the other set of inputs. If the input is between 0 and 9, a BCD number occurs at the output. If the binary input falls between 10 and 15, a carry term is generated. Both the carry term and the sum are the BCD equivalent of the binary input. Converting binary numbers greater than 16 may be achieved by cascading 74F583s.

#### **PIN CONFIGURATION**



TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F583	9.0 ns	45 mA

#### **ORDERING INFORMATION**

PACKAGE	COMMERCIAL RANGE $V_{CC}$ = 5 V ±10% $T_{amb}$ = 0°C to +70°C	DRAWING NUMBER
16-pin plastic DIP	N74F583N	SOT38-4
16-pin plastic SO	N74F583D	SOT109-1


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F (U.L.) HIGH / LOW	LOAD VALUE HIGH / LOW
A0-A3	A operand inputs	1.0 / 2.0	20 μA / 1.2 mA
B0-B3	B operand inputs	1.0 / 2.0	20 μA / 1.2 mA
C <sub>n</sub>	Carry input	1.0 / 1.0	20 μA / 0.6 mA
C <sub>n+4</sub>	Carry output	50 / 33	1.0 mA / 20 mA
S0-S3	Sum outputs	50 / 33	1.0 mA / 20 mA


#### NOTE:

One (1.0) FAST Unit Load is defined as 20 µA in the High state and 0.6 mA in the Low state.

#### LOGIC SYMBOL




# LOGIC SYMBOL (IEEE/IEC)



4-bit BCD adder 74F583

# **LOGIC DIAGRAM**



Product specification Philips Semiconductors

4-bit BCD adder 74F583

#### ABSOLUTE MAXIMUM RATINGS

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	−0.5 to +V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	40	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	−65 to +150	°C

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		UNIT		
STWBUL	PARAMETER	MIN	NOM	MAX	UNII
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-1	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>amb</sub>	Operating free-air temperature range	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

SYMBOL	PARAMETER		TEST CONDITION	c1		LIMITS		UNIT
STWIBUL	PARAMETER		TEST CONDITION	MIN	TYP <sup>2</sup>	MAX	ONIT	
	Lligh lovel output voltage		$V_{CC} = MIN, V_{IL} = MAX$	±10% V <sub>CC</sub>	2.5			V
V <sub>OH</sub>	High-level output voltage		$V_{IH} = MIN, I_{OH} = MAX$	±5% V <sub>CC</sub>	2.7	3.4		V
V	Low-level output voltage		$V_{CC} = MIN, V_{IL} = MAX$	±10% V <sub>CC</sub>		0.30	0.50	V
V <sub>OL</sub>	Low-level output voltage		$V_{IH} = MIN, I_{OL} = MAX$		0.30	0.50	V	
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$		-0.73	-1.2	V	
lı	Input current at maximum inp	ut voltage	$V_{CC} = MAX, V_I = 7.0 V$			100	μΑ	
I <sub>IH</sub>	High-level input current		$V_{CC} = MAX, V_I = 2.7 V$			20	μΑ	
	Low lovel input current	C <sub>n</sub> only	$V_{CC} = MAX, V_I = 0.5 V$				-0.6	mA
l IIL	Low-level input current  A <sub>n</sub> and B <sub>n</sub>		$V_{CC} = MAX, V_I = 0.5 V$			-1.2	mA	
los	Short circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX	-60		-150	mA	
I <sub>CC</sub>	Supply current (total)		V <sub>CC</sub> = MAX			45	60	mA

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

1989 Apr 06

All typical values are at V<sub>CC</sub> = 5 V, T<sub>amb</sub> = 25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $\ensuremath{\text{I}_{\text{OS}}}$  tests should be performed last.


4-bit BCD adder 74F583

#### **AC ELECTRICAL CHARACTERISTICS**


					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	C <sub>L</sub> =	T <sub>amb</sub> = 0°C V <sub>CC</sub> = 5 C <sub>L</sub> = 50 pF;	UNIT			
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An or Bn to Sn	Waveform 1	5.0 5.0	13.0 10.5	17.0 14.0	5.0 5.0	18.0 15.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An or Bn to Sn (INV)	Waveform 2	6.0 4.0	11.0 8.0	18.0 12.0	5.0 4.0	19.5 12.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay C <sub>n</sub> to C <sub>n+4</sub>	Waveform 1, 2	3.5 2.5	5.0 4.0	8.0 7.0	3.0 2.0	8.5 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An or Bn to C <sub>n+4</sub>	Waveform 1, 2	5.0 5.0	8.0 7.5	11.5 10.5	4.5 4.5	13.0 11.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay C <sub>n</sub> to Sn	Waveform 1	4.0 3.5	12.0 8.0	15.5 12.5	3.5 3.0	17.0 13.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay C <sub>n</sub> to Sn (INV)	Waveform 2	6.0 3.5	9.5 8.0	13.0 11.5	5.0 3.0	14.5 12.0	ns

### **AC WAVEFORMS**

For all waveforms,  $V_M = 1.5 \text{ V}$ .




Waveform 1. Propagation delay for non-inverting outputs



Waveform 2. Propagation delay for inverting outputs

# **TEST CIRCUIT AND WAVEFORMS**



#### **DEFINITIONS:**

R<sub>L</sub> = Load resistor;

see AC ELECTRICAL CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

#### Input Pulse Definition


family	INP	INPUT PULSE REQUIREMENTS									
family	amplitude	V <sub>M</sub>	rep. rate	t <sub>w</sub>	t <sub>TLH</sub>	t <sub>THL</sub>					
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns					

SF00006

4-bit BCD adder 74F583

# DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



# DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E (1)	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

1<u>0</u> mm

#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT38-4						<del>92-11-17</del> 95-01-14

4-bit BCD adder 74F583

# SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	٧	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE
SOT109-1	076E07	MS-012				<del>97-05-22</del> 99-12-27

4-bit BCD adder 74F583

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1989 All rights reserved. Printed in U.S.A.

Date of release: 04-00

Document order number: 9397 750 07093

Let's make things better.

Philips Semiconductors



